

In the claims:

Please amend the claims as follows:

5. (Previously Amended) A method of manufacturing a semiconductor device comprising:

implanting an impurity of a first conductive type in a semiconductor substrate of a second conductive type;

providing a first gate insulation film on the semiconductor substrate;

diffusing the implanted impurity in the substrate to form a first drain region partly under the first gate insulation film and a second drain region adjacent to and above the first drain region, said first drain region having a different impurity concentration than the second drain region;

providing a second gate insulation film on the semiconductor substrate except where the first gate insulation film is disposed;

providing a gate electrode that spans from the first gate insulation film to the second gate insulation film;

providing a source region of the first conductive type disposed proximally to one end of said gate electrode; and

providing a third drain region of the first conductive type disposed distally from the other end of said gate electrode and disposed in said second drain region.

6. (Currently Amended) A method for manufacturing a semiconductor device according to Claim 5,

wherein providing said first drain region and second drain region comprises diffusing said impurity in the substrate from the first gate insulation film.

7. (Previously Amended) A method of manufacturing a semiconductor device according to Claim 5, further comprising:

providing a layer of the first conductive type to span from one end of said first gate insulation film to said third drain region.

8. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 5, further comprising:

forming a layer of the first conductive type having a high impurity concentration at a predetermined depth in said substrate at a region spanning from a predetermined space from one end of said first gate insulation film to said third drain region, ~~and the high impurity concentration being low at a region near surface of the substrate.~~

9. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 7,

wherein phosphorus ~~ion is~~ ions are implanted with an energy of about 100 KeV to 200 KeV in the substrate to form the layer.

10. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein phosphorus ~~ion is~~ ions are implanted with an energy of about 100 KeV to 200 KeV in the substrate to form the layer.

11. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 7,

wherein for forming the layer, ion implantation is carried out ~~at~~ in a region spanning from a predetermined space from said

first gate insulation film to said third drain region by using a photo-resist as a mask.

12. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein for forming the layer, ion implantation is carried out ~~at~~ in a region spanning from a predetermined space from said first gate insulation film to said third drain region by using a photo-resist as a mask.

13. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 7,

wherein for forming the layer, ion implantation is carried out ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a side wall insulation film formed ~~at~~ adjacent a side wall portion of said first gate insulating film as a mask.

14. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein for forming the layer, ion implantation is carried out ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a side wall insulation film formed ~~at~~ adjacent a side wall portion of said first gate insulating film as a mask.

15. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 7,

wherein said layer is formed ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said

third drain region by using said first gate insulation film as a mask and ion-implanting obliquely from an upper side of the first gate insulation film.

16. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein said layer is formed ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said third drain region by using said first gate insulation film as a mask and ion-implanting obliquely from an upper side of the first gate insulation film.

17. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 7,

wherein said layer is formed ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a photo-resist formed to cover said first gate insulation film and ion implanting obliquely from above the first gate insulation film.

18. (Currently Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein said layer is formed ~~at~~ in a region spanning from a predetermined space from the first gate insulation film to said third drain region by forming a photo-resist formed to cover said first gate insulation film and ion implanting obliquely from above the first gate insulation film.

19. (Previously Amended) A method of manufacturing a semiconductor device according to Claim 7,

Applicant : Shuici Kikuchi et al.
Serial No. : 09/829,876
Filed : April 10, 2001
Page : 7 of 13

Attorney's Docket No.: 10417-076001 / F51-
132533M/HW

wherein said first drain region has a lower impurity concentration than said second drain region.

20. (Previously Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein said first drain region has a lower impurity concentration than said second drain region.

Applicant : Shuici Kikuchi et al.
Serial No. : 09/829,876
Filed : April 10, 2001
Page : 8 of 13

Attorney's Docket No.: 10417-076001 / F51-
132533M/HW

In the drawings:

Attached herein are corrected drawing sheets labeled FIGS. 13-16 as required by the office action. No new matter has been added.